

DAC8801/11EVM

This user's guide describes the DAC8801/11 Evaluation Module. It covers the operating procedures and characteristics of the EVM board along with the supported device. The physical PCB layout, schematic diagram, and circuit descriptions are included.

Contents

1	Information About Cautions and Warnings
2	Related Documentation from Texas Instruments
3	Questions about this or other Data Converter EVM's?
4	EVM Overview
5	PCB Design and Performance
6	EVM Operation
7	Jumper Setting
8	Schematics14
	List of Figures
1	DAC8801/11 EVM Block Diagram
2	Top Silkscreen
3	Layer 1 (Top Signal Plane)
4	Layer 2 (Ground Plane)6
5	Layer 3 (Power Plane)
6	Layer 4 (Bottom Signal Plane)
7	Bottom Silkscreen
8	Drill Drawing
9	INL and DNL Characterization Plot for the DAC8811
10	DAC8801/11 EVM Default Jumper Setting
	List of Tables
1	Parts Lists
2	DAC8801/11 EVM Factory Default Jumper Setting
3	Unity Gain Output Jumper Settings
4	Gain of Two Output Jumper Settings
5	Jumper Settings for a Gain of Five With Inverted Output
6	Jumper Setting Function



1 Information About Cautions and Warnings

This manual may contain cautions and warnings.

CAUTION

This is an example of a CAUTION statement.

A CAUTION statement describes a situation that could potentially damage this EVM board or your software or equipment.

WARNING

This is an example of a WARNING statement.

A WARNING statement describes a situation that could potentially cause HARM to you.

The information in a caution or a warning is provided for your protection. Read each caution and warning carefully.

2 Related Documentation from Texas Instruments

To obtain a copy of any of the following TI documents, call the Texas Instruments Literature Response Center at (800) 477-8924 or the Product Information Center (PIC) at (972) 644-5580. When ordering, identify this manual by its title and literature number. Updated documents can also be obtained through our website at www.ti.com.

Data Sheets: Literature Number:

 DAC8801
 SLAS403

 DAC8811
 SLAS411

 OPA277/2277
 SBOS079

 INA105
 SBOS145

 REF102
 SBVS022A

3 Questions about this or other Data Converter EVM's?

If you have questions about this or other Texas Instruments Data Converter evaluation modules, please feel free to e-mail the Data Converter Application Team at dataconvapps@list.ti.com. Include in the subject heading the product you have questions or concerns with.

4 EVM Overview

This section provides an overview of the DAC8801/11 evaluation module (EVM), and instructions on setting up and using this evaluation module.

4.1 Features

This EVM features the DAC8801/11 multiplying digital-to-analog converter (MDAC). It provides a quick and easy way to evaluate the functionality and performance of the high resolution serial input MDAC. The EVM provides the serial interface header to easily attach to any host microprocessor or TI TMS320™ DSP family base system for communication.



4.2 Power Requirements

The following sections describe the power requirements of this EVM.

4.2.1 Supply Voltage

The dc power supply for the digital section (V_{DD}) of this EVM is dedicated to 5 V via the J3-1 terminal or J6-10 terminal and is referenced to ground through the J3-2 and J6-5 terminals respectively.

The dc power supply requirements for the analog section of this EVM are as follows; the V_{CC} and V_{SS} are typically ± 15 V but can range from ± 4.5 V minimum to ± 18 V maximum and connect through J1-3 and J1-1 respectively, or through J6-1 and J6-2 terminals. The 5VA connects through J6-3 and the -5VA connects through J6-4. All of the analog power supplies are referenced to analog ground through J1-2 and J6-6 terminals.

The V_{CC} supply sources the positive rail of the external output amplifier, U4A as well as the current-to-voltage converter amplifier, U5. The supply for the voltage reference circuit composed of U2, U3 and U4B also uses V_{CC} . The negative rail of U4 and U5 is supplied by V_{SS} , though U4 can also be selected to be connected to AGND via W5 jumper. The external output amplifier is installed as an option to provide output signal conditioning or for other output configurations desired

CAUTION

To avoid potential damage to the EVM board, make sure that the correct cables are connected to their respective terminals as labeled on the EVM board.

Stresses above the maximum listed voltage ratings may cause permanent damage to the device.

4.2.2 Reference Voltage

The externally generated $\pm 10\text{-VDC}$ precision voltage reference is jumper selectable via W1. Either 10 V or -10 V can be applied to the DAC8801/11 reference input if the onboard dc source is selected. The external reference voltage source is supplied by the REF102, which is a 2.5 ppm/°C with excellent line regulation and stability. The -10-V reference is created by using the INA105. The $\pm 10\text{-VDC}$ reference provides the DAC8801/11 voltage output range. An external reference source of up to $\pm 15 \text{ VAC}$ can be applied to the reference input via TP1 if an ac source is desired.

4.3 EVM Basic Functions

This EVM is designed primarily as a functional evaluation platform to test certain functional characteristics of the DAC8801/11 MDAC. Functional evaluation of the installed MDAC device can be accomplished with the use of any microprocessor, TI DSP or some sort of a signal/waveform generator.

The headers J2 and P2 are the connectors provided to allow the control signals and data required to interface a host processor or waveform generator to the DAC8801/11 EVM using a custom built cable.

A specific adapter interface card is also available for most of TI's DSP Starter Kit (DSK) and the card model depend on the type of the TI DSP Starter Kit to be used. Make sure to specify the DSP that is used to interface, and to acquire the right adapter interface card. In addition, there is an MSP430 based platform (HPA449) that uses the MSP430F449 microprocessor, with which this EVM can connect and interface. For more details or information regarding the adapter interface card or the HPA449 platform, call Texas Instruments Incorporated or email us at dataconvapps@list.ti.com.

The MDAC output can be monitored through the J4 header connector. In addition, the MDAC output (via U5) can be connected to the output operational amplifier, U4A, by using a jumper across pins 5 and 6 or pins 7 and 8 of J4 header. The output operational amplifier, U4A, is configurable through J5, W5 and W15 for any desired waveform characteristic.

A block diagram of the DAC8801/11 EVM is shown in Figure 1.






Figure 1. DAC8801/11 EVM Block Diagram

5 PCB Design and Performance

This section covers the layout design of the PCB describing the physical and mechanical characteristics of the EVM. It shows the resulting performance of the EVM, which can be compared to the device specification listed in the data sheet.

5.1 PCB Layout

The DAC8801/11 EVM is designed to demonstrate the performance quality of the installed MDAC device under test, as specified in the data sheet. Careful analysis of the EVM's physical restrictions and factors that contributes to the EVM's performance degradation is the key to a successful design implementation. The obvious attributes that contributes to the poor performance of the EVM can be avoided during the schematic design phase by properly selecting the right components and designing the circuit correctly. The circuit should include adequate bypassing, identifying and managing the analog and digital signals and knowing or understanding the components mechanical attributes.

The obscure part of the design lies particularly in the layout process. The main concern is primarily with the placement of components and the proper routing of signals. The bypass capacitors should be placed as close as possible to the pins and the analog and digital signals should be properly separated from each other. The power and ground plane is very important and should be carefully considered in the layout process. A solid plane is ideally preferred but sometimes impractical, so when solid planes are not possible, a split plane will do the job. When considering a split plane design, analyze the component placement and carefully split the board into its analog and digital sections starting from the device under test. The ground plane plays an important role in controlling the noise and other effects that otherwise contributes to the error of the MDAC output. To ensure that the return currents are handled properly, route the appropriate signals only in their respective sections, meaning the analog traces should only lay directly above or below the analog section and the digital traces in the digital section. Minimize the length of the traces but use the biggest possible trace width allowable in the design. These design practice discussed can be seen in the following figures.

5



The DAC8801/11 EVM board is constructed on a four-layer printed-circuit board using a copper-clad FR-4 laminate material. The printed-circuit board has a dimension of 43,1800 mm (1.7000 inch) \times 82,5500 mm (3.2000 inch), and the board thickness is 1,5748 mm (0.0620 inch). Figure 2 through Figure 6 show the individual artwork layers.




Figure 2. Top Silkscreen




Figure 3. Layer 1 (Top Signal Plane)

6






Figure 4. Layer 2 (Ground Plane)




Figure 5. Layer 3 (Power Plane)






Figure 6. Layer 4 (Bottom Signal Plane)





Figure 7. Bottom Silkscreen



1. PWB TO BE FABRICATED TO MEET OR EXCEED IPC-6012,



Notes:

Figure 8. Drill Drawing

5.2 EVM Performance Results

The EVM performance test is performed using a high density DAC bench test board, an Agilent 3458A digital multimeter and a PC running the LABVIEW software. The EVM board is tested for all codes of the device under test (DUT) and is allowed to settle for 1 ms before the meter is read. This process is repeated for all codes to generate the measurements for INL and DNL results.

The result of the DAC8801/11 EVM characterization test is shown in Figure 9. Note that the DAC8811 uses the OPA277 for the I-to-V conversion.






Figure 9. INL and DNL Characterization Plot for the DAC8811

5.3 Bill of Materials

Table 1. Parts Lists

Item #	Qty	Designator	Manufacturer	Part Number	Description	
1	3	C8 C9 C10	TDK	C3216COG2A103KT	0.01µF, 1206 Multilayer ceramic capacitor	
2	6	C1 C2 C5 C7 C11 C13	TDK	C3216COG1E104KT	0.1µF, 1206 Multilayer ceramic capacitor	
3	1	C12	TDK	C3216COG2A102KT	1 nF, 1206 Multilayer ceramic capacitor	
4	2	C4 C6	TDK	C3225X7R1E106KT	10 μF, 1210 Multilayer ceramic X5R capacitor	
5	1	C3	TDK	C3216X7R1E471KT	470 pF, 50V, 1206 Multilayer ceramic capacitor SMD	
6	4	R1 R2 R3 R5(1)	Panasonic	ERJ-8GEY0R00V	0 Ω, 1/4W 1206 chip resistor	
7	1	R10	Panasonic	ERJ-8ENF2002V	20 kΩ, 1/4W 1206 chip resistor	
8	1	R4	Panasonic	ERJ-8GEYJ101V	100 Ω , 1/4W 1206 chip resistor	
9	1	R8	Panasonic	ERJ-8GEYJ202V	2 kΩ, 5%, 1/4W 1206 chip resistor	
10	2	R6 R12	Panasonic	ERJ-8ENF1002V	10 kΩ, 1/4W 1206 chip resistor	
11	1	R9	Bourns	3214W-1-203E	20K Potentiometer	
12	1	J5	Molex	122-03-2041	4 Position jumper_0.1" spacing	
13	1	J6	Samtec	TSM-105-01-T-DV	5×2×0.1 10-pin 3A isolated power socket	
14	2	J2 J4	Samtec	TSM-110-01-S-DV-M	10×2×0.1, 20 Pin 0.025"sq SMT socket	

⁽¹⁾ The following parts: J1, J3, R1, R2, and R3 are not installed.



Table 1. Parts Lists (continued)

Item #	Qty	Designator	Manufacturer	Part Number	Description	
15	2	J1 J3 ⁽¹⁾	On-Shore Technology	ED555/3DS	3-Pin terminal connector	
16	1	U1 ⁽²⁾	Texas Instruments	DAC8801E/DAC8811E	14-bit/16-bit, Current output, serial input MDAC	
17	1	U2	Texas Instruments	REF102AU	8-SOIC(D) precision reference, +10V	
18	5	TP1 TP4 TP5 TP6 TP7	Mill-max	2348-2-01-00-00-07-0	Turret terminal test point	
19	2	P2 P4 (3)	Samtec	SSW-110-22-S-D-VS-P	20-PIN 0.025"sq SMT terminal strips	
20	1	P6 ⁽³⁾	Samtec	SSW-105-22-F-D-VS-K	3A Isolated 10-pin power header	
21	3	W3 W15 W25	Molex	22-03-2021	2 Position jumper_ 0.1" spacing	
22	3	W1 W2 W5	Molex	22-03-2031	3 Position jumper_ 0.1" spacing	
23	1	R7	Bourns	3214W-1-104E	100K Potentiometer	
24	1	U3	Texas Instruments	INA105KU	Unity gain differential amplifier, 8 SOIC	
25	1	U4	Texas Instruments	OPA2277UA	Dual high precision operational amplifier, 8SOP(D)	
26	1	U5	Texas Instruments	OPA277UA	High precision operational amplifier, 8SOP(D)	

⁽²⁾ The device installed is specific to the EVM ordered.

6 EVM Operation

This section covers in detail the operation of the EVM to provide guidance to the user in evaluating the onboard MDAC and how to interface the EVM to a host processor.

See the specific MDAC data sheet, as listed in the *Related Documentation from Texas Instruments* section of this user's guide for more information about the MDAC's serial interface and other related topics.

The EVM board is factory tested and configured to operate in the bipolar output mode.

6.1 Factory Default Setting

10

The EVM board is set to its default configuration from factory as described in Table 2 to operate in unipolar voltage output operation. The default jumper settings below are shown in Figure 10.

Table 2. DAC8801/11 EVM Factory Default Jumper Setting

Reference	Jumper Position	Function		
W1	2-3	Routes +10V reference source to the MDAC V _{REF} input.		
W2	1-2	MDAC Chip Enable is driven by $\overline{\text{CS}}$ via J2-1.		
W3	1-2	MDAC I _{OUT} is connected to the I-to-V converter, U5.		
W5	1-2	Negative supply rail of U4A operational amplifier is sourced by V _{SS} .		
W15	OPEN	U4A operational amplifier configuration is set for 5x gain.		
W25	OPEN	Chip Enable is disconnected from GND so that the control signal from W2 is allowed to drive this pin.		
14	1-2	Tie R _{FB} to MDAC V _{OUT} .		
J4	7-8	MDAC V _{OUT} connected to J5 header via RC filter.		
J5	1-2	MDAC V _{OUT} is routed to the inverting input of U4A.		
	3-4	Noninverting input of U4A tied to AGND.		

⁽³⁾ P2, P4, and P6 parts are not shown in the schematic diagram. All the P designated parts are installed in the bottom side of the pc board opposite the J designated counterpart. Example, J2 is installed on the topside while P2 is installed in the bottom side opposite of J2.



DAC8801/11 Rev A EVM Jumper Configuration




Figure 10. DAC8801/11 EVM Default Jumper Setting

6.2 Host Processor Interface

The host processor drives the MDAC, so the MDACs proper operation depends on the successful configuration between the host processor and the EVM board. In addition, a properly written code is also required to operate the MDAC.

A custom cable can be made specific to the host interface platform. The EVM allows interface to the host processor through J2 header connector for the serial control signals and the serial data input. The output can be monitored through the J4 header connector.

An interface adapter card is also available for specific TI DSP starter kit as well as an MSP430 based microprocessor as mentioned in chapter 1 of this manual. Using the interface card alleviates the tedious task of building customize cables and allows easy configuration of a simple evaluation system.

This MDAC EVM interfaces with any host processor capable of handling serial communication protocols or the popular TI DSP. For more information regarding the serial interface of the particular MDAC installed, refer to the specific MDAC data sheet, as listed in the *Related Documentation from Texas Instruments* section of this user's guide.

6.3 The Output Operational Amplifiers

The EVM includes operational amplifiers for various applications. The U5 operational amplifier is used to convert the current output of the MDAC to voltage output. Though the option of voltage output is implemented, the current output, I_{OUT}, can still be monitored through J4 output header, via pins 12, 14 and 16.

The footprint of U5 is very common for most operational amplifiers; therefore, it is easy to find an operational amplifier that suits each specific application.

The following sections describe the different configurations of the output amplifier, U4A. This additional operational amplifier can be used to serve as buffer to unload the I-to-V circuit of the MDAC. It can also be used for different signal conditioning and amplification purposes desired. The EVM comes configured with the U4A operational amplifier set to a gain of five configuration. If a gain of two is desired, the inverting input of U4A can be tied to AGND (via W15) to achieve this specific configuration. In addition, the inverting input of U4A can also be connected to the MDAC voltage output (by shorting pins 1 and 2 of the J5 header) or to any voltage source through J5-1.



This buffering circuit may present some slight distortion because of the feedback resistor and capacitor. If this is the case, the user can easily configure the feedback circuit to closely match their desired wave shape by simply removing R6 and C12 and replacing it with the proper values. The user can also get rid of R6 and C12 altogether and solder a $0-\Omega$ resistor in replacement of R6, if desired.

6.3.1 Unity Gain Output

Table 3 shows the jumper setting for the unity gain configuration of the MDAC output buffer in unipolar or bipolar supply mode.

Table 3. Unity Gain Output Jumper Settings

Reference	Jumper Setting		Function	
Reference	Unipolar	Bipolar	Function	
J5	2-3	2-3	Routes the MDAC output to the noninverting terminal of the U4A.	
W15	OPEN	OPEN	Disconnect the inverting input of operational amplifier, U4A, from AGND.	
W5	2-3	1-2	Negative rail of operational amplifier is tied to AGND or powered by V _{SS} .	

6.3.2 Gain of Two Output Jumper Settings

Table 4 shows the proper jumper settings of the EVM for the 2× gain output of the MDAC.

Table 4. Gain of Two Output Jumper Settings

Deference	Jumpe	r Setting	Function	
Reference	Unipolar	Bipolar	Function	
J5	2-3	2-3	Routes the MDAC output to the noninverting terminal of the U4A.	
W15	CLOSED	CLOSED	Inverting input of the output operational amplifier, U4A, is connected to AGND to set for a gain of 2.	
W5 2-3 1-2		1-2	Supplies power, V _{SS} , to the negative rail of operational amplifier, U4A, for bipolar supply mode, or ties it to AGND for unipolar supply mode.	

6.4 Output Gain of Five With MDAC V_{OUT} Inverted

Table 5 shows the proper jumper settings of the EVM to achieve a gain of five with the output of the MDAC inverted.

Table 5. Jumper Settings for a Gain of Five With Inverted Output

Reference	Jumper Setting		Function	
Reference	Unipolar	Bipolar	FullCtion	
J5	1-2 and 3-4	1-2 and 3-4	Output of MDAC is inverted with a gain of 5. Watch for clipping in unipolar mode due to operational amplifier headroom issue.	
W15	OPEN OPEN		Disconnect the inverting input of operational amplifier, U4A, from AGND.	
W5	W5 2-3 1-2		Supplies power, V _{SS} , to the negative rail of operational amplifier, U4A, for bipolar supply mode, or ties it to AGND for unipolar supply mode.	



7 Jumper Setting

Table 6 shows the function of each specific jumper setting of the EVM.

Table 6. Jumper Setting Function

Reference	Jumper Setting	Function
	1 3	Routes the -10-V reference to MDAC V _{REF} pin.
W1	1 3	Disconnect the onboard external reference and use desired source of reference via TP1.
	1 3	Routes the +10-V reference to MDAC V _{REF} pin.
	1 3	Chip Enable pin driven by CS pin, J2-1.
W2	1 3	Enable chip via W25 jumper.
	1 3	Chip Enable pin driven by FSX pin, J2-7.
WO	••	Disconnect the I _{OUT} from the I-to-V amplifier circuit.
W3	••	Routes the I _{OUT} to the I-to-V amplifier circuit.
W5	1 3	Negative supply rail of the output operational amplifier, U4A, is powered by $V_{\rm SS}$ for bipolar operation.
W5	1 3	Negative supply rail of the output operational amplifier, U4A, is tied to AGND for unipolar operation.
\MAF	• •	Disconnect the inverting input terminal of U4A from ground.
W15	••	Connect the inverting input terminal of U4A from ground.
W25	• •	Chip Enable pin is driven via W2 jumper with either $\overline{\text{CS}}$ pin on J2-1 or FSX pin on J2-7.
VVZJ	••	Chip Enabled and is always active.




Table 6. Jumper Setting Function (continued)

Reference	Jumper Setting	Function	
J4	••	Jumper pins 1-2 or pins 3-4 together to connect the feedback resistor, R _{FB} , to the output of U5.	
J4	••	Jumper pins 5-6 or pins 7-8 together to connect the MDAC V _{OUT} to J5 header via the RC filter.	
	$\boxed{\bullet \bullet \bullet \bullet}$	MDAC V _{OUT} is routed to the inverting input of U2.	
le.	$\bullet \bullet \bullet$	MDAC V _{OUT} is routed to the non-inverting input of U2.	
J5	$\bullet \bullet \bullet \bullet$	The noninverting input of U2 is tied to AGND.	
		MDAC V_{OUT} is routed to the inverting input of U2 and the noninverting input of U2 is tied to AGND.	
Legend:	• •	Indicates the corresponding pins that are shorted or closed.	

8 Schematics

14

The schematic is found on the following page.



EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE Liable to the other FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 4.5 V to 18 V and the output voltage range of ±10 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 60°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2004, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated